Architecture aware compilation of quantum circuits via lazy synthesis

Simon Martiel\textsuperscript{1} and Timothée Goubault de Brugiè\`ere\textsuperscript{1,2,3}

\textsuperscript{1}Atos Quantum Lab.
Les Clayes-sous-bois, France
\textsuperscript{2}Laboratoire de Recherche en Informatique (LRI).
Orsay, France
\textsuperscript{3}Laboratoire Lorrain de Recherche en Informatique et ses Applications (LORIA).
Nancy, France

Qubit routing is a key problem for quantum circuit compilation. It consists in rewriting a quantum circuit by adding the least possible number of instructions to make the circuit compliant with some architecture’s connectivity constraints. Usually, this problem is tackled via either SWAP insertion techniques or re-synthesis of portions of the circuit using architecture aware synthesis algorithms. In this work, we propose a meta-heuristic that couples the iterative approach of SWAP insertion techniques with greedy architecture-aware synthesis routines. We propose two new compilation algorithms based on this meta-heuristic and compare their performances to state-of-the-art quantum circuit compilation techniques for several standard classes of quantum circuits and show significant reduction in the entangling gate overhead due to compilation.

1 Introduction

Compilation is a key step in any software stack. Programs are often specified using a high-level programming language that allows the programmer to describe the manipulation of the processor’s memory using abstract structures. This high-level description is then refined, sometimes in several stages, until it can be fully expressed as a sequence of low level instructions that can be executed by the processor. Quantum programming makes no exception. In order to leverage the power of a quantum processor, one needs to compile high-level quantum programs into lower level sequences of quantum instructions. This compilation step is particularly critical in the case of so called NISQ processors\cite{NISQ}. In these settings, the quantum instructions are prone to errors and the quantum memory undergoes decoherence phenomena leading to quite large error rates. Consequently, there is a strong need for efficient heuristics to reduce the instruction count while still satisfying the architecture’s constraints.

One of the most challenging problems in the field of compilation of quantum programs is the qubit routing problem. Most quantum processors come with a limited chip connectivity, only allowing a (usually) small number of couplings between the different qubits. The input circuit should therefore be altered in order to only make use of the available interactions. This problem is traditionally tackled via the insertion of additional SWAP gates inside the circuit in order to move logical qubits from one physical qubit to the other\cite{HNYN11, SSP13, LDX18, ZPW17, CSU19}. These techniques are inherently inefficient in the sense that they can only add gates to the compiled circuits and usually ignore the nature of the computation. Most of these algorithms lead to quite large SWAP/CNOT overheads when compared to the original circuit size. These overheads can be detrimental to the success rate of the algorithm.

More recently, people started investigating the transverse approach of synthesizing quantum circuits that are readily compliant with a given connectivity. This approach is usually restricted
to a particular subset of quantum circuits such as linear reversible operators [KvdG19, dBBV+20] or phase polynomials [vdGD20, AG20, NGM20]. These methods have been shown to usually outperform SWAP insertion techniques, at the cost of lacking universality. In particular, these techniques require to either formulate the quantum programs using a higher level data structure, or pre-process the input circuit to slice it up into trivial pieces and sub-circuits that fit the class of operator we can synthesize. In a recent work [GLMM20], Gheorghiu et al. attempted to couple ad hoc synthesis techniques for phase polynomials with different splitting techniques to circumvent H gates. Their approach tends to show that the performance of the resulting compiler greatly depends on the splitting technique.

In this work, we propose a framework that strictly generalizes standard SWAP insertion approaches via lazy architecture-aware synthesis of partial unitary operators in a target subgroup. We provide a general formulation of the framework that is agnostic in the target subgroup. We then show how SWAP insertion techniques can be described by picking the permutation group as target subgroup. Finally, we define two new routing algorithms by applying our framework to the group of Boolean linear reversible operators and Clifford operators.

Our meta-heuristic can be informally described as follows:

- Pick a subgroup of unitary operators that are easy to represent classically. By easy we mean that their classical representation has a polynomial size in the number of qubits and can be efficiently updated for composition.

- Initialize a data structure representing the identity.

- Iterate over the input circuit:
  - if the incoming gate belongs to the subgroup, update the current data structure with this gate,
  - if not, figure out a way to synthesize a piece of the current data structure into a circuit such that one can safely insert the incoming gate in the output circuit.

This paper is organized as follows. We start by formalizing the above succinctly described meta-algorithm using what we call the lazy synthesis framework. Section 3 shows how a standard SWAP insertion algorithm from [HNYN11] fits into this framework. We then extend this algorithm by using the group of linear Boolean reversible operators in section 4 and the Clifford group in section 5. Some benchmarks against standard classes of circuits are provided and discussed in section 6, together with a comparison with recent works in general purpose compilation. Finally, we propose some possible extensions, and conclude in a last section.

2 The lazy synthesis framework

In this section we present a general formulation of the lazy synthesis meta-heuristic.

Notations:

- Circuits are words on a (potentially infinite) gate set. We use \( \cdot \) for concatenation, and \( \varepsilon \) for the empty circuit.

- Given some gate \( \bar{g} \), we denote by \( \tilde{g} \) its corresponding \( n \)-qubits unitary operator, and extend this notation to circuits. For instance, given a circuit \( c = g_1 \cdot g_2 \) as a word, the corresponding equation in \( U^{(2^n)} \) is \( \tilde{c} = \tilde{g}_2 \cdot \tilde{g}_1 \) where \( \cdot \) stands for the standard linear operator composition.

To introduce our framework, we first need to introduce some conventions. We will assume that the input circuit is a sequence of gates taken from a set \( G_{in} \), and that the output circuit should have gates in another set \( G_{out} \). Here, we voluntarily use a quite broad notion of gate set. For instance, \( G_{out} \) could contain the exact same gates as \( G_{in} \), but with additional constraints, such as connectivity constraints. We will also assume that we have access to some data structure \( D = (H, [\cdot], S, u, e) \) representing a class of unitary operators, with the following constraints:
• $\mathcal{H}$ is some set of classical descriptions. We will usually require these descriptions to be small (i.e. polynomial in the number of qubits and/or the number of input gates).

• $[.] : \mathcal{H} \rightarrow U(2^n)$ is an interpretation of the descriptions in $\mathcal{H}$ as unitary operators.

• $S \subseteq G_{in}$ is a subset of the input gate set. Our data structure $\mathcal{D}$ corresponds to the class of operators that can be implemented by circuits with gates from $S$.

• $u : \mathcal{H} \times S \rightarrow \mathcal{H}$ is an update function such that:

$$[u(h, g)] = \tilde{g} \cdot [h]$$

that is, $u$ is sound with respect to $[.]$. Less formally $u$ updates $h$ into $u(g, h)$ by absorbing $g$ into $h$. We will usually require for $u$ to efficiently update $h$ (i.e. runs in polynomial time w.r.t. the size of $h$).

• $e : \mathcal{H} \times \overline{S} \rightarrow \mathcal{H} \times G_{out}$, where $\overline{S}$ is the complement of $S$ in $G_{in}$. The function $e$ is an extraction function such that:

$$h', c = e(h, g) \implies \tilde{g}, [h] = [h'] \cdot \tilde{c}$$

Less formally, $e$ tells us how to commute $g$ with $h$ as the cost of updating $h$ into $h'$ and turning $g$ into a sub-circuit $c$. We will usually require $e$ to be efficient.

Equipped with such a data structure, we can describe our meta-heuristic as the simple recipe detailed in Algorithm 1.

**Algorithm 1: Lazy synthesis meta-heuristic**

```
input : circuit $c_{in}$
output: a final operator $h$ and a circuit $c_{out}$

$h \leftarrow Id$;
$c_{out} \leftarrow \varepsilon$;
for $g$ in $c_{in}$ do
    if $g \in S$ then
        $h \leftarrow u(h, g)$;
    else
        $h', c = e(h, g)$;
        $h \leftarrow h'$;
        $c_{out} \leftarrow c_{out} :: c$;
    end
end
return $h, c_{out}$;
```

The main idea of the heuristic is to iteratively aggregate gates of $c_{in}$ in $h$ and $c_{out}$ while maintaining the invariant: $\tilde{c}_{in}[1..i] = [h] \cdot \tilde{c}_{out}$. That is: after compiling gate $i$, the initial segment $c_{in}[1..i]$ is equivalent to the composition of the current output circuit $c_{out}$ followed by the current stored operator $h$. It is easy to check the soundness of the algorithm using the expected properties of $u$ and $e$. The process of our meta-heuristic is illustrated in Fig 1.

In other words, the gates in $S$ are the ones we want to avoid executing by the quantum processor. As they belong to a group of efficiently simulable operators, our goal is to keep track classically of their action on the memory as long as possible with the use of our update function $u$. When a gate $g$ not belonging to $S$ arises in the circuit, we try to minimize the quantity of extra gates needed to execute $g$ while keeping the functionality of the global operator. This is the goal of the extraction function $e$.

As you can notice, all the complexity of the heuristic lies in the implementation of the update and extraction functions $u$ and $e$. These functions will heavily rely on the underlying data structures.

In the next section, we show how to embed a SWAP insertion technique described in [HNYN11] into this framework. Later we will extend it to a broader set of operators to improve its performances, see Table 1 for a summary of the different sets of operators considered in each section.
Figure 1: Illustration of Algorithm 1. At any stage of the algorithm, we have the invariant \( c_{\text{in}} \mathbf{J} \mathbf{T} \mathbf{K} c_{\text{out}} \) which is equal to the operator implemented by the input quantum circuit.

Notations:
- \( G \): connectivity graph of the chip
- \( S \): set of efficiently simulable gates
- \( T \): data structure to represent any circuit with gates from \( S \)
- \( \mathbf{J} \) interpretation of \( T \) as an operator
- \( c_{\text{in/out}} \): respectively input and output circuits
- \( u \): update function of the data structure with incoming gate \( g \in S \)
- \( e \): extraction function to ensure commutation of \( T \) with incoming gate \( g \notin S \)
3 Reformulation of swap insertion

In [HNYN11], the authors propose a heuristic to iteratively rewrite a quantum circuit by inserting SWAP gates to route logical qubits. In this approach, we will rely on the fact that elements in the group $S_n$ can be efficiently represented and manipulated. In order to represent an element $\sigma \in S_n$, we can simply store an array of integers $[\sigma(1), ..., \sigma(n)]$. Moreover, given the representations of two permutations $\sigma$ and $\pi$, the representation of $\sigma \circ \pi$ is simple to compute.

**Data structures.** We now describe how this algorithm is a particular case of our framework.

We first need to define $G_{in}$, $G_{out}$, and $S \subseteq G_{in}$:

- $G_{in}$ contains any gate acting on at most 2 qubits,
- $G_{out}$ contains any gate acting on at most 2 qubits and such that the gate is compatible with some connectivity graph $G$,
- finally $S = \{\text{SWAP}_{i,j}, i, j \in [n], i \neq j\}$ the set of all possible qubit SWAPs.

The classical data structure simply describes a qubit permutation: $D = (S_n, [], S, u, e)$, where:

- $S_n$ denotes the permutation group over $n$ elements, where $n = |V(G)|$ is the number of qubits.
- $[]$ trivially associates to a permutation the corresponding $n$-qubit unitary operator
- $u$ composes the current permutation with an incoming swap:

$$u(\sigma, \text{SWAP}_{i,j}) = (i, j) \circ \sigma$$

We now describe our extraction routine. Given some gate $g$ in the input circuit. If $g$ is such that $\sigma^{-1}(g)$ is compatible with $G$, we can simply use the fact that:

$$g \cdot [\sigma] = [\sigma] \cdot \sigma^{-1}(g)$$

to set $e(\sigma, g) = \sigma \cdot \sigma^{-1}(g)$. However, if $\sigma^{-1}(g)$ is not compatible with $G$, we need to produce a piece of $G$ compatible SWAP circuit $c_x$ implementing a permutation $\pi$ such that $\sigma'^{-1}(g)$ is compatible with $G$, with $\sigma' = \sigma \circ \pi^{-1}$. Then, we have that:

$$g \cdot [\sigma] = [\sigma \circ \pi^{-1}] \cdot \sigma'^{-1}(g) \cdot [\pi] = [\sigma \circ \pi^{-1}] \cdot \sigma'^{-1}(g) \cdot \bar{c}_\pi$$

If we can produce such a circuit $c_x$, we can set $e(\sigma, g) = \sigma \circ \pi^{-1}, c_x :: \sigma'^{-1}(g)$. We now describe how such a SWAP circuit is produced in Hirata et al. algorithm. Considering the fact that we need gate $\sigma'^{-1}(g) = (\pi \circ \sigma^{-1})(g)$ to be compatible with $G$, $\pi$ can be seen as a permutation bringing the qubits of $\sigma^{-1}(g)$ close to one another in $G$. Let $a, b$ be the pair of qubit on which $g$ acts and let $p = (\sigma^{-1}(a) = p_1, ..., p_k = \sigma^{-1}(b))$ be the shortest path from $\sigma^{-1}(a)$ to $\sigma^{-1}(b)$ in $G$. The algorithm enumerates $k - 1$ permutations consisting in moving $\sigma^{-1}(a)$ toward $\sigma^{-1}(b)$ along $p$ and vice-versa until they meet somewhere along an edge of $p$. For each of these permutations, the algorithm is called recursively for the next $w$ entangling gates, and the permutation leading to the lowest SWAP overhead is picked and committed to the output circuit, thus producing $c_x$. Figure 2 gives such an example of permutation enumeration. The general structure of such a recursive search is described in Appendix B. As expected, the performances of this algorithm heavily depend on the recursion depth parameter $w$. 

---

Table 1: This table summarizes the three instantiations of Algorithm 1 for qubit permutations, linear boolean circuits, and Clifford circuits.

<table>
<thead>
<tr>
<th>Question</th>
<th>$G_{in}$</th>
<th>$G_{out}$</th>
<th>subgroup</th>
<th>data structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>SWAP (Section 3)</td>
<td>$SU(2) + SU(4)$</td>
<td>$SU(2) + SU(4)$</td>
<td>$S_n$</td>
<td>arrays of indices</td>
</tr>
<tr>
<td>CNOT (Section 4)</td>
<td>CNOT + SU(2)</td>
<td>CNOT + SU(2)</td>
<td>$GL(n, \mathbb{F}_2)$</td>
<td>invertible tables</td>
</tr>
<tr>
<td>Clifford (Section 5)</td>
<td>Clifford + Pauli rotations</td>
<td>${\text{CNOT}, H, \sqrt{X}, R_Z}$</td>
<td>Clifford group</td>
<td>Tableaux</td>
</tr>
</tbody>
</table>
The overall worst case complexity of this algorithm is $O(mn^{1+w})$, with $m$ the number of entangling gates and $n$ the number of qubits, and neglecting the pre-computing of shortest-paths. Appendix C.1 presents a step by step overview of the execution of this algorithm on a simple circuit for a LNN architecture.

![Figure 2: Example of permutations explored by Hirata et al. algorithm. In this example, we need to apply a gate on qubits 0 and 7 while constrained on a 3 x 3 grid architecture. We compute the shortest path between 0 and 7, (0, 1, 4, 7) (dashed edges in (a)). We then explore three different permutations, each generated by $k - 1 = 2$ inversions. These permutations are depicted in (b), (c), and (d). The dashed edges represent the place where the actual 2-qubit gate will take place. Among these three permutations, we pick the one that leads to the lowest SWAP overhead taking into account the next $w$ entangling gates for some fixed parameter $w$.](image)

4 Generalization to routing via lazy linear operator synthesis

Now, using the lazy-synthesis framework to describe a SWAP insertion algorithm may seem a bit tedious and unnecessary. In this section, we show how, by extending our classical data structure, we can generalize Hirata et al. approach to outperform it in some settings.

4.1 Data structures

We consider the set of reversible circuits over $n$ qubits comprising only CNOT gates. This set generates the entire set of reversible linear Boolean operators over $n$ variables, and in particular contains the set of all $n$ elements permutations. This set has a lot of nice properties: it is easy to represent its elements via some $n \times n$ invertible Boolean tables, each row representing an output parity of the circuit [AAM18]. More precisely, given a linear reversible operator $A \in F_2^{n \times n}$ acting on $n$ qubits at initial values $x = (x_0, x_1, ..., x_{n-1})$, $x_i \in \{0, 1\}$, the logical value of the i-th qubit after execution of $A$ is given by

$$\alpha_0 x_0 \oplus \alpha_1 x_1 \oplus ... \oplus \alpha_{n-1} x_{n-1}$$

where $\alpha = A[i,:]$ is the i-th row of $A$ and $\oplus$ stands for the XOR operation. Therefore we can keep track with a polynomially-sized structured of the action of CNOT circuits on the quantum memory.

Moreover, it is simple to update such tables via some row (resp. column) operations to accommodate for left (resp. right composition) of the operator by a CNOT [PMH08]. More generally, given an initial table $A$ and a linear reversible circuit implementing a table $B$, the updated table is given by $BA$.

Lazy linear synthesis. Our gate sets are defined as follows:

- $G_{in}$ contains any 1-qubit gate and CNOT gates on arbitrary pairs of qubits, thus also including SWAPs,
- $G_{out}$ contains any 1-qubit gate and CNOT gates compatible with some connectivity graph $G$,
- finally $S = \{\text{CNOT}_{i,j} | i, j \in V(G), i \neq j\}$ is the set of CNOT gates

The classical data structure describes reversible linear boolean operators over $n = |V(G)|$ qubits:

- $H$ is the set of invertible $n \times n$ boolean matrices,
• [.] trivially associates to a linear operator the corresponding n-qubit unitary operator,
• \( u \) updates a table as expected with a matrix/matrix product:

\[
\begin{align*}
\text{J}u(A, \text{CNOT}_{i,j}) &= E_{i,j}A,
\end{align*}
\]

where \( E_{i,j} \) is the table representation of the operator \( \text{CNOT}_{i,j} \) given by the identity matrix with one additional 1 at row \( j \), column \( i \). In practice, given the simple structure of the \( E_{i,j} \) operators, we recover the property that the action of a left-composition by a CNOT is equivalent to a row operation on \( A \).

Given some incoming 1-qubit gate \( g \) acting on qubit \( q \) and some linear operator \( A \), the behavior of our extraction routine relies on the following two properties:

1. if \( A \) has shape:

\[
A = \begin{pmatrix}
q & 0 \\
\vdots & \vdots \\
B' & B'' \\
0 & 1 \\
\vdots & \vdots \\
B''' & B'''
\end{pmatrix}
\]

then \( A \) acts as the identity on qubit \( q \). Consequently, any 1-qubit gate acting on qubit \( q \) can commute with \( A \).

2. For any \( B \in \mathbb{F}_2^{n \times n} \) invertible, we have the relation

\[
[A] = [ABB^{-1}] = [AB] \cdot [B^{-1}].
\]

This means that if we add a linear reversible circuit implementing \( B^{-1} \) to our current circuit, then to preserve the functionality of our quantum circuit the classical representation of the qubits is updated by \( AB \).

One can always find an operator \( B \) such that \( AB \) has the shape given by Eq. (1). Given such an operator \( B \), we have

\[
\tilde{g} \cdot [A] \equiv \text{property 2} \tilde{g} \cdot [AB] \cdot \left[ B^{-1} \right] \equiv \text{property 1} [AB] \cdot \tilde{g} \cdot \left[ B^{-1} \right].
\]

Hence, we define our extraction function \( e \) as:

\[
e(A, g) = (AB, c::g)
\]

where \( B \) is such that \( AB \) satisfies Eq. (1) and \( c \) is a \( G \)-compatible circuit implementing \( B^{-1} \).

In fact, we can slightly relax the structure of \( AB \) and apply \( g \) on a qubit different than qubit \( q \). Indeed, considering another qubit \( q' \neq q \) and writing \( S_{q,q'} \) the Boolean linear operator associated to the swapping operator of qubits \( q \) and \( q' \), we have

\[
\tilde{g} \cdot [A] = [AB] \cdot \tilde{g} \cdot \left[ B^{-1} \right] = [AB] \cdot \tilde{g} \cdot [S_{q,q'}] \cdot \left[ S_{q,q'} \cdot B^{-1} \right] = [AB(S_{q,q'})] \cdot \tilde{g} \cdot \left[ (BS_{q,q'})^{-1} \right]
\]

where \( g' \) is the gate \( g \) executed on qubit \( q' \). In other words, as long as \( A \) has shape (1) up to a permutation of the columns, one can still apply gate \( g \) on the qubit \( q' \) for which \( A[:;q'] = c_q \).

Our goal now is to find a suitable operator \( B \) such that \( c \) is the smallest possible. We provide a heuristic to construct such a circuit.
4.2 Partial synthesis routine

In order to simplify the description of our heuristic, we can first remark that the shape (1) that we would like to achieve is stable under taking inverse. That is, finding \( B \) such that \( AB \) has shape (1) is equivalent to finding \( B^{-1}A^{-1} \) has shape (1). So instead of working on the columns of \( A \) we can work on the rows of \( A^{-1} \) and directly compute a quantum circuit for \( B^{-1} \).

Notably, due to Eq. (2), the freedom we have in the choice of the column for reducing \( A \) to shape (1) is now a freedom in the choice of the row of \( A^{-1} \).

Given some incoming 1-qubit gate acting on qubit \( q \), our heuristic works in two stages:

- We start by setting one row of \( A^{-1} \) to \( e^T_q \). By definition of the inverse, the \( q \)-th row of \( A \) produces a bit vector describing which wire of the circuit should be fold using a fan-in CNOT (i.e. a cascade of CNOT gates that share the same target) onto one of them in order to produce \( \{e_q\} \) on \( A^{-1} \). By Eq. (2) we can choose any of the wire \( q' \) for which \( A[q,q'] = 1 \).

- After choosing a suitable qubit \( q' \) and updating \( A^{-1} \) accordingly, the \( q \)-th column of the operator can be zeroed by distributing the \( q' \)-th row onto every row containing a non zero \( q \)-th component. This can be achieved using a single fan-out CNOT (i.e. a cascade of CNOT gates sharing the same control).

Hence, we simply need to be able to produce implementations of fan-in and fan-out CNOT gates that are compliant with our connectivity graph.

To perform this synthesis, we use a relaxed version of the method described in [KvdG19]. This method relies on the construction of a Steiner tree, or rather an approximation of it.

Given a connected graph \( G \) and a subset of vertices \( S \subset V(G) \), a Steiner tree with terminal vertices \( S \) is a subgraph \( T \) of \( G \) that (i) is a tree, (ii) contains all vertices in \( S \), and is minimal (in terms of number of edges). Given \( G \) and \( S \subset V(G) \), finding such a minimal tree is an NP-hard problem, even when \( G \) is very structured (for instance it is hard to solve this problem for grids). Nevertheless, it is possible to efficiently produce trees that are not too large compared to a Steiner tree. In practice, we use the very standard algorithm of [Tak90]. This algorithm runs in time \( O(kn^2) \), where \( n \) is the number of vertices in \( G \) and \( k \) is the number of terminal vertices, and achieves an approximation ratio of \( 2(1 - 1/k) \).

The idea behind the partial synthesis is the following:

- compute \( y = e^T_q \cdot A \), \( y = \{y_1, ..., y_k\} \)
- compute an (approximate) Steiner tree of the connectivity graph \( G \), with terminal nodes \( \{y_1, ..., y_k\} \)
- pick a terminal node \( y_i \) and perform algorithm 2. This routine is a straightforward generalization of the nearest-neighbor implementation of a CNOT gate proposed in [KMS07] (c.f. their Figure 1) that is relaxed to leave intermediate wires in arbitrary states. It acts by pruning leaves of the tree while preserving the invariant that the leaves of the tree must be considered as control qubits for the rest of the fan-in synthesis. All CNOT gates used in the circuit are compliant with the tree’s connectivity, making the circuit compliant with the qubits connectivity. Figure 3 gives an example of execution of this routine.
Algorithm 2: Fan-in along a tree

**input:** tree $T$, vector $y$, vertex $\text{root}$

**output:** a circuit $c_{\text{out}}$

$c_{\text{out}} \leftarrow \varepsilon$;

while $|T| > 1$ do
  $v \leftarrow$ a leaf of $T$ that is not root;
  $u \leftarrow$ the only neighbor of $v$;
  if $u \notin y$ then
    $c_{\text{out}} \leftarrow c_{\text{out}}::\text{CNOT}(u,v)$;
  end
  $c_{\text{out}} \leftarrow c_{\text{out}}::\text{CNOT}(v,u)$;
  $T$.remove($v$);
end

return $c_{\text{out}}$;

Notice that intermediate wires may be left in a different state. Our only goal is to produce the correct parity $e_q$ on the root wire, and we take the liberty of freely changing the state of the intermediate wires. The resulting circuit contains $2(l - 1) - k$ CNOTs where $l$ is the size of the tree and $k$ is the number of terminal vertices (i.e. the Hamming weight of $y$), including the root of the tree.

Fan-outs are synthesized in a similar fashion, except terminal vertices are found by looking at lines of the updated operator $A'$ that have a non-zero $q$th component, and algorithm 3 is used to produce a circuit.

Algorithm 3: Fan-out along a tree

**input:** tree $T$, vector $y$, vertex $\text{root}$

**output:** a circuit $c_{\text{out}}$

$c_{\text{out}} \leftarrow \varepsilon$;

$\text{Ones} \leftarrow y$;

$T' \leftarrow$ a copy of $T$;

//Setting all the vertices of $T$ to $1$

while $|T'| > 0$ do
  $v \leftarrow$ a leaf of $T'$;
  $u \leftarrow$ the only neighbor of $v$;
  if $u \notin \text{Ones}$ then
    $c_{\text{out}} \leftarrow c_{\text{out}}::\text{CNOT}(v,u)$;
    $\text{Ones}.\text{insert}(u)$;
  end
  $T'.\text{remove}(v)$;
end

//Getting rid of all $1$s (except for root)

while $|T| > 1$ do
  $v \leftarrow$ a leaf of $T$ that is not root;
  $u \leftarrow$ the only neighbor of $v$;
  $c_{\text{out}} \leftarrow c_{\text{out}}::\text{CNOT}(u,v)$;
  $T.\text{remove}(v)$;
end

return $c_{\text{out}}$;

This algorithm corresponds exactly to the fill-tree/empty-tree routine of [KvdG19], except that we work on the full hardware graph, and never have to restrict the structure of the Steiner-tree to a “descending” tree. This approach only works because we heavily rely on the fact that we are synthesizing a single row/column and thus allow ourselves to leave intermediate wires in arbitrary states.

Both of these routines are quite close to the one used in [KvdG19], except that we allow ourselves to be sloppier in the process, and leaving any intermediate qubit in a dirty state, instead of having to preserve invariants when implementing the fan-in/fan-outs. Appendix C.2 gives a step
by step overview of the execution of this algorithm on a simple circuit.

4.3 Further optimizations

In practice we improve the algorithm using two independent optimizations.

Dealing with phase gates. It is unnecessary to zero a column of our current linear operator if we just need to insert a phase gate (i.e. a diagonal gate). Indeed, since the gate is diagonal, and assuming it is executed on qubit \( q \), it is well-known that the gate commutes with any CNOT whose target is not \( q \). So the diagonal gate will commute with the subsequent fan-out because one can check that the CNOT gates of the fan-out only use the qubit on which the diagonal gate is executed as a control. Hence, this fan-out can be omitted, thus approximately halving the number of required CNOT gates.

Recursive search of finite depth. As mentioned at the end of section 4.1, we can synthesize our operator \( B \) up to some column permutation. This gives us some freedom to perform some optimizations when picking the qubit that will effectively receive the incoming 1-qubit gate. To leverage this freedom, we can adopt the same strategy as in Hirata et al. SWAP insertion algorithm. In practice, given an incoming gate \( g \) acting on qubit \( q \), we:

- compute the set \( y \) of rows of \( A^{-1} \) that need to interact in the fan-in CNOT,
- generate a Steiner tree with terminal vertices \( y \),
- branch over all choices of \( y_i \in y \) to receive gate \( g \)

Notice that this boils down to trying all possible terminal vertices as root vertices in algorithm 2. We then perform a recursive search as described in Appendix B.

Overall, including a recursive search of depth \( w \), the worst case time complexity of our algorithm grows as \( O(mn^{3+w}) \) where \( m \) is the number of 1-qubit gates, \( n \) the number of qubits in the target architecture. Notice that the runtime is linear in the input circuit’s size, but grow exponentially in the depth of the recursive search.

Dealing with the final operator. In the general case, the final linear operator in our classical data structure is not trivial. In a general compilation setting, this is not much of an issue, for two reasons:

- in the setting where we might have a follow up circuit to compile, one can initialize the linear operator for the next compilation round to the final operator of the previous round,
- if we just finished compiling the final portion of our full quantum algorithm, one can always fix the sampled data in order to classically emulate the final linear operator. This operation boils down to inverting a simple linear system over \( F_2 \).
Moreover, in most NISQ applications, the sampling directive executed at the end of a quantum circuit are here to estimate the expected value of some Hermitian operator $H$. Most of the time, this operator is specified in the Pauli basis. Thus, it is enough to compute a new Hermitian operator $A^{-1}HA$ such that sampling this operator at the end of the compiled circuit is equivalent to sampling the original operator at the end of the input circuit, and this new operator has the same number of terms as the original operator:

$$\langle 0 | C_{in}^\dagger H C_{in} | 0 \rangle = \langle 0 | C_{out}^\dagger (A^{-1}HA) C_{out} | 0 \rangle$$

In fact, this property is true for a larger subgroup: the Clifford group, which is tackled in the following section. The fixing procedure for the sampling and observable cases are detailed in Appendix A in the more general case of Clifford operators.

5 Generalization to routing via lazy synthesis of Clifford operators

We now further extend the previous approaches to lazy synthesis of elements of the Clifford group.

5.1 Clifford group, Pauli rotations, and tableaux

The Clifford group, $C_n$, is a natural extension of the class of reversible linear Boolean operators. This group is defined as the largest subgroup of the unitary group that stabilizes the group of Pauli operators $P_n$:

$$C_n = \{ U \in U(2^n), \forall P \in P_n, U^\dagger PU \in P_n \}$$

Given a Pauli operator $P \in P_n$ and a real angle $\theta \in \mathbb{R}$, we define the Pauli rotation $R_P(\theta)$ as:

$$R_P(\theta) = \cos(\theta/2)I - i\sin(\theta/2)P$$

The conjugation property 3 also applies to Pauli rotations, and not only Pauli operators. Hence, for any Pauli rotation of axis $P \in P_n$ and any angle $\theta \in \mathbb{R}$, and any $U \in C_n$:

$$U^\dagger R_P(\theta)U = R_{U^\dagger PU}(\theta) = R_{P'}(s \cdot \theta)$$

for some Pauli operator $P'$ and some sign $s = \pm 1$.

This conjugation relation between Clifford operators and Pauli rotations can be exploited as a generalized commutation relation:

$$R_P(\theta)U = U R_{P'}(s \cdot \theta).$$

In fact, this relation can be used to normalize quantum circuits as sequences of non-Clifford Pauli rotations (i.e. Pauli rotations with angles $\neq k\pi/2$), followed by a final Clifford operator (a good example can be found in [Lit19]).

Elements of the Clifford group can be represented efficiently using data structures called tableaux that specify how they act by conjugation over generators of the Pauli group [AG04, dB11]. In practice, this means that we can implement a data structure $T$ (a tableau), representing a Clifford operator in $C$ that:

- can be easily updated $T \leftarrow \tilde{g} \cdot T$ or $T \leftarrow T \cdot \tilde{g}$ for some Clifford gate $g$,
- can be used to efficiently compute $P \mapsto TPT^\dagger$ for some $n$-qubits Pauli operator $P$, yielding another Pauli operator (and potentially a phase in $\pm 1$).

This is a key ingredient to prove the Gottesman-Knill theorem, stating that the execution of quantum circuits over Clifford gates can be efficiently simulated.

In our case, we will assume that we have access to such a data structure, without diving into the implementation details. In practice, we relied on the formulation presented by de Beaudrap in [dB11] which allows to easily invert tableaux, as well as perform the two operations described above.

Notice that most of this could also be efficiently done by storing a Clifford circuit. In that case, the update operation becomes trivial and the conjugation operation will consist in sequentially conjugating the input Pauli operator by each gate of the Clifford circuit.
5.2 Lazy synthesis of Clifford operator

In the following, we define the support of a Pauli operator $P$ as the set of qubits such that $P$ acts non-trivially on them. E.g. if $P = I \otimes Z \otimes X \otimes I$, the the support of $P$ is the set $\{1, 2\}$ since $P$ acts as the identity on qubits 0 and 3. For ease of notations we will drop the $\otimes$ operators.

**Remark.** In the following subsection, we will use the following simple structure to implement a Pauli rotation $R_P(\theta)$. We can first reduce $P$ to a diagonal operator by conjugating it through a circuit composed of local Clifford gates. This circuit can be built by individually diagonalizing each component of the Pauli operator:

- if the operator acts as $X$ on qubit $i$, insert a $H$ gate on qubit $i$,
- if it acts as $Y$ on qubit $i$, insert a $\sqrt{X} = R_X(\pi/2)$ on qubit $i$.

The resulting Pauli operator acts either as $Z$ or $I$ on each qubit. Using the identity $\text{CNOT} \cdot ZZ \cdot \text{CNOT} = IZ$, one can reduce the support of $P$ to a single qubit via conjugation by a circuit composed of $|P| - 1$ CNOT gates sharing the same target qubit $q$. In fine, the resulting Clifford circuit $C$ verifies $R_P(\theta) = C^\dagger R_{Z\phantom{X}}(\theta)C$. An example is given in Figure 4. This reduction can be easily extended to take architecture into account by performing a fan-in CNOT along a Steiner tree with the support of the rotation as terminal vertices.

**Figure 4:** Reduction of a Pauli operator/rotation. (a) the initial Pauli operator. (b) after conjugation via local Cliffords, our operator is diagonal. (c) after conjugation with the appropriate CNOT gates, our operator is localized on a single qubit (here, the first qubit). (d) the final quantum circuit implementing $R_{XY\phantom{Z}\phantom{I}}(\theta)$.

In that setting we will consider that $G_{in}$ contains only Clifford gates and arbitrary Pauli rotations, $R_P$ for $P \in \mathcal{P}$. $G_{out}$ will contain $\text{CNOT}, H, R_X(\pi/2)$, and arbitrary $R_Z$ rotations, the CNOTs being restricted to some interaction graph $G$.

In order to use our meta-heuristic, we need to specify our full data structure $\mathcal{D} = (T, [], S, u, e)$:

- $T$ is the set of Clifford operators, or, to be precise, of tableaux representing Clifford operators,
- $[]$ is the standard tableau interpretation,
- $S$ is the set of Clifford gates,
- $u$ is the update of a tableau using a Clifford gate by left composition:

$$u(T, g) = \tilde{g} \cdot T$$
Our extraction function $e$ acts as follows. Upon encountering a non-Clifford Pauli rotation $R_P(\theta)$:

(i) Compute a Pauli operator $P'$ and a phase $s = \pm 1$ such that $s \cdot P' = T^\dagger PT$

(ii) For each qbit $i$ in the support of $P'$, if $P'[i] = Y$ then perform a $R_X(\pi/2)$ gate on $i$, and if $P'[i] = X$, perform a $H$ on $i$. This produces a Clifford circuit $c$, comprising only local gates. E.g $P' = IXYZI$, we produce a circuit $c = H_1 :: R_X(\pi/2)_2$.

(iii) Pick a target qubit $q$ in the support of $P'$, and perform algorithm 2 in order to generate a fan-in CNOT from all qubits in the support of $P'$ to $q$, thus updating the Clifford sub-circuit $c$

(iv) Update $T$ by right composition with $\tilde{c}^\dagger$:

$$T' \leftarrow T \cdot \tilde{c}^\dagger$$

(v) Return the updated table $T'$ and sub-circuit $c :: R_Z(s \cdot \theta)_q$

The following proposition about $e$ holds:

**Proposition 1.** Let $T$ be a tableau and $R_P(\theta)$ be a Pauli rotation. If $T', c = e(T, R_P(\theta))$, then $R_P(\theta) \cdot [T] = [T'] \cdot \tilde{c}$

**Proof.** By construction, we have that:

$$c = c_{\text{prep}} :: R_Z(s \cdot \theta)_q$$

with $c_{\text{prep}}$ and $q$ such that:

$$c_{\text{prep}} :: R_Z(s \cdot \theta)_q :: c_{\text{prep}}^\dagger = R_P(s \cdot \theta)$$

where $s \cdot P' = T^\dagger PT$, and $c_{\text{prep}}$ is a Clifford circuit. This implies that $\tilde{c} = c_{\text{prep}}^{\dagger} \cdot R_P(s \cdot \theta)$

To be precise, $c_{\text{prep}}$ holds the local basis changes and CNOT cascade necessary to the implementation of $R_P(s \cdot \theta)$, plus some stray Clifford operators that might have happened during the “dirty” fan-in (corresponding to the dashed box in the example circuit below).

Hence, we have:

$$R_P(\theta) \cdot [T] = [T] \cdot [T]^{\dagger} \cdot R_P(\theta) \cdot [T]$$

$$= [T] \cdot \left( [T]^{\dagger} \cdot R_P(\theta) \cdot [T] \right)$$

$$= [T] \cdot R_T^{\dagger PT}(\theta)$$

$$= [T] \cdot R_P(s \cdot \theta)$$

$$= [T] \cdot c_{\text{prep}}^{\dagger} \cdot R_Z(s \cdot \theta) \cdot c_{\text{prep}}$$

$$= [T] \cdot \tilde{c}$$

$$= [T'] \cdot \tilde{c}$$

\[\square\]
Enventually, our final output circuit will always have shape:

\[ C_{out} = C \prod_i R_{Zq_i}(\theta_i)F_iL_i \]

where \( C \) is some Clifford operator, \( R_{Zq_i}(\theta_i) \) are non-Clifford local \( Z \) rotations, \( F_i \) are architecture compliant fan-in CNOTs as described by algorithm 2, \( L_i \) are local Clifford circuits, and \( q_i \) are the target qubits used in the Pauli rotation reductions. Appendix C.3 gives a step by step overview of the execution of this algorithm on a simple circuit.

5.3 Further optimizations

Recursive search of finite depth. Notice that, once again, we have some freedom of choice when picking the qubit that will receive the \( R_Z \) rotation. In practice, we perform a recursive search of finite depth for the next \( w \) rotations to synthesize and pick the host qubit that leads to the least overhead. The branching is very similar to the one described in 4.3. After computing the Steiner tree with terminal vertices the support of the rotation we are currently synthesizing, one can choose any terminal vertex to be the target of our fan-in. Once again we refer to Appendix B for more details. The overall worst case complexity is the same as the CNOT case. Indeed, the complexity is dominated by the recursive exploration of a search tree where each vertex exploration requires the generation of a Steiner tree of the architecture graph.

Dealing with the final Clifford operator. Once again, we are left with a possibly non-trivial final Clifford operator \( C \). As stated in the previous section, if one has to compile several pieces of circuits in sequence, one can always initialize the Clifford operator of the next compilation round using \( C \). In the general case where we are done compiling and need to effectively deal with this operator, we can almost always avoid having to synthesize the full operator \( C \). Section A describes how to do so when sampling an observable or sampling bit-strings in the computational basis.

Rotation merging. As mentioned in subsection 5.1, any quantum circuit can be reformulated as a sequence of Pauli rotations with non-Clifford angles (i.e. angles \( \neq k\frac{\pi}{2} \)). That is:

\[ C \prod_i R_{P_i}(\theta_i) \]

where \( R_{P_i}(\theta_i) \) are Pauli rotations and \( C \) is a final Clifford operator. Moreover, this form can be efficiently computed by pulling all the Clifford gates at the end of the circuit. Once such a product is obtained, one can try to merge rotations with identical axis. This can also be done efficiently by considering each rotation one by one and checking if it can be commuted and merged with a rotation with an identical axis. This optimization corresponds exactly the the T-count reduction algorithm presented in [ZC19]. This routine is described in Algorithm 4. Notice that this is not the only way to produce a final ordering of the rotations. In particular when we insert the unmerged rotation in list \( L \) (line 14), one would make a different choice and insert sooner in the list. By inserting it at the end of the list, we might block some other merges by preventing the next rotations to commute past it. In order to keep this optimization lightweight and reproducible, we keep things simple and insert the rotation at the end of the list.

This optimization has several consequences. First, by merging rotations, we reduce the number of calls to the partial synthesis routine. Moreover, by merging rotations, one might end up with a rotation with Clifford angle. Such a rotation can then be pulled and the end of the circuit, effectively removing it from the sequence of rotations to synthesize. This optimization is a key feature when dealing with Clifford + T circuits where this type of situation occurs regularly. This pre-processing has a worst case time complexity of \( O(m^2n) \) where \( m \) is the number of non-Clifford Pauli rotations and \( n \) is the number of qubits.

Rotation reordering. Another optimization that can easily be computed is the reordering of consecutive commuting rotations. Given a sequence of Pauli rotations \( \prod_i R_{P_i}(\theta_i) \), one can rewrite it as \( \prod_G \prod_{i \in G} R_{P_i}(\theta_i) \) where \( G \) are groups of commuting rotations. Notice that in this expression, while the first product is ordered, the second is not. This gives us a leverage for optimization. In practice, we use a greedy approach consisting in synthesizing the less costly rotation first. That is,
Algorithm 4: Rotation merging

```plaintext
input : a rotation sequence S
output: a rotation sequence L
L ← []; for R_P(θ) in S do
    for R_P'(θ') in reversed(L) do
        if P = P' then
            θ' ← θ' + θ;
            break;
        end
        if P and P' do not commute then
            break;
        end
        if P was not inserted then
            L ← L :: R_P(θ);
        end
    end
return L
```

we compute all the Steiner trees necessary to implement all the rotations in a given group and start with the rotation that requires the smallest tree. Groups of commuting rotations are computed greedily using Algorithm 5. Notice that this is not the only way to produce such a sequence. In practice, trying harder to form larger groups of commuting rotation did not seem to improve the benchmark results, hence the rather simple greedy heuristic. This pre-processing has a worst case time complexity of $O(m^2n)$ where $m$ is the number of non-Clifford Pauli rotations and $n$ is the number of qubits.

Algorithm 5: Rotation grouping

```plaintext
input : a rotation sequence S
output: a sequence of rotation groups L
L ← []; G ← {}; for R_P(θ) in S do
    if R_P commutes with all rotations in G then
        G.insert(R_P(θ));
        continue;
    end
    L ← L :: G;
    G ← {R_P(θ)};
end
L ← L :: G;
return L;
```

6 Benchmarks

In order to benchmark our method we picked three representative architectures: Rigetti’s Aspen chip (16 qubits), IBM’s Melbourne chip (14 qubits), and a fictive all-to-all (14 qubits) architecture. The idea being that Melbourne’s connectivity is close to a grid, whereas Aspen’s connectivity contains longer cycles and has a less regular structure. The all-to-all architecture is here to act as a baseline in the benchmarks. The connectivity graphs are described in Figure 5.

We conducted two sets of benchmarks whose results are reported in the Subsections 6.1 and 6.3.
6.1 Benchmarks content

We benchmarked eight different algorithms:

- Hirata et al. SWAP insertion algorithm (generalized to arbitrary connectivity, search depth of 4), denoted \textit{swap} in the various benchmarks (algorithm of Section 3),
- lazy synthesis using linear boolean operators (depth of 3), denoted \textit{linear} in the benchmarks (algorithm of Section 4),
- lazy synthesis using Clifford operators (depth of 3), denoted \textit{clifford} in the benchmarks (algorithm of Section 5). This one comes in 4 variants: with and without rotation reordering (⋆ marker) and with and without rotation merging († marker).
- Cowtan et al. swap insertion algorithm (see [CDD + 19]), denoted \textit{cowtan} in the benchmarks,
- Staq compiler [AG20] without initial mapping optimization and with rotation merging to reduce T-count (i.e. exactly the rotation merging pre-processing described in algorithm 4), denoted \textit{staq} in the benchmarks.

We ran these algorithms on various sets of quantum circuits:

- A collection of standard circuits taken from [AAM18] that fit on 14 qubits. Circuits are simply pre-processed by replacing Toffoli gates by a standard CNOT + T decomposition. Tables 2, 3, 4 provides the relative CNOT overhead for the three hardware models.
- A set of random QAOA instances of MAX-k-LIN-2 (depth 1). These circuits are basically phase polynomials where parities have uniform Hamming weights equal to $k$. The input circuits are generated using a naive strategy and produce a large amount of CNOTs (each parity is implemented via two cascades of CNOTs and a $R_Z$ rotation). Their Clifford density roughly grows as $\frac{2(k-1)^2}{(k-1)^2+1}$ (neglecting the final layer of non-Clifford $X$ rotations and the initial Walsh-Hadamard transform).
- A set of random products of arbitrary Pauli rotations. These present roughly the same statistical features as standard quantum chemistry/material Ansätze. These circuits usually exhibit quite large Clifford densities ($>0.9$).

For the last two benchmarks (QAOA and Pauli rotations), the rotation merging optimization is pointless since we make sure that all rotations have distinct axis in the input circuit. Thus, for these benchmarks we only display the performances of the \textit{⋆} version of the \textit{clifford} algorithm.

\textbf{Why no other SWAP insertion algorithms?} We also tried to include other SWAP insertion algorithms (namely SABRE [LDX18], and \textit{A∗} based approach [ZPW17]), but both of these methods performed systematically worse than Hirata et al approach generalized to arbitrary connectivity (our algorithm \textit{swap} described in section 3). Moreover, the execution time of the \textit{A∗} approach can sometimes become prohibitive, which makes it unpractical even for small architectures. Notice also that [CDD + 19] shares a lot of similarities with SABRE.

\footnotesize
\begin{itemize}
  \item Benchmark data can be found at \url{https://github.com/smartiel/lazy_synthesis_benchmarks} together with some compiled circuits.
\end{itemize}
Table 2: Compilation of a collection of standard circuits for Melbourne architecture.

<table>
<thead>
<tr>
<th>circuit</th>
<th>init</th>
<th>swap</th>
<th>linear</th>
<th>clifford</th>
<th>clifford†</th>
<th>clifford‡†</th>
<th>cowtan</th>
<th>staq</th>
</tr>
</thead>
<tbody>
<tr>
<td>tof,3</td>
<td>18</td>
<td>116.7%</td>
<td>150.0%</td>
<td>138.9%</td>
<td>77.8%</td>
<td>127.8%</td>
<td>72.2%</td>
<td>133.3%</td>
</tr>
<tr>
<td>barencotof,3</td>
<td>24</td>
<td>75.0%</td>
<td>66.7%</td>
<td>66.7%</td>
<td>50.0%</td>
<td>25.0%</td>
<td>-4.2%</td>
<td>100.0%</td>
</tr>
<tr>
<td>mod5,4</td>
<td>28</td>
<td>117.9%</td>
<td>60.7%</td>
<td>25.0%</td>
<td>-3.6%</td>
<td>0.0%</td>
<td>-21.4%</td>
<td>171.4%</td>
</tr>
<tr>
<td>tof,4</td>
<td>30</td>
<td>110.0%</td>
<td>150.0%</td>
<td>120.0%</td>
<td>103.3%</td>
<td>116.7%</td>
<td>83.3%</td>
<td>160.0%</td>
</tr>
<tr>
<td>tof,5</td>
<td>42</td>
<td>135.7%</td>
<td>276.2%</td>
<td>226.2%</td>
<td>214.3%</td>
<td>157.1%</td>
<td>109.5%</td>
<td>150.0%</td>
</tr>
<tr>
<td>qft,4</td>
<td>46</td>
<td>176.1%</td>
<td>60.9%</td>
<td>28.3%</td>
<td>19.6%</td>
<td>-23.9%</td>
<td>-19.6%</td>
<td>117.4%</td>
</tr>
<tr>
<td>barencotof,4</td>
<td>48</td>
<td>112.5%</td>
<td>170.8%</td>
<td>87.5%</td>
<td>87.5%</td>
<td>12.5%</td>
<td>0.0%</td>
<td>150.0%</td>
</tr>
<tr>
<td>modmult,55</td>
<td>48</td>
<td>337.5%</td>
<td>345.8%</td>
<td>220.8%</td>
<td>181.2%</td>
<td>172.9%</td>
<td>168.8%</td>
<td>193.8%</td>
</tr>
<tr>
<td>vbeadder,3</td>
<td>70</td>
<td>107.1%</td>
<td>60.0%</td>
<td>38.6%</td>
<td>11.4%</td>
<td>-32.9%</td>
<td>-17.1%</td>
<td>120.0%</td>
</tr>
<tr>
<td>barencotof,5</td>
<td>72</td>
<td>112.5%</td>
<td>245.8%</td>
<td>119.4%</td>
<td>127.8%</td>
<td>41.7%</td>
<td>20.8%</td>
<td>137.5%</td>
</tr>
<tr>
<td>readder,6</td>
<td>93</td>
<td>180.6%</td>
<td>76.3%</td>
<td>31.2%</td>
<td>31.2%</td>
<td>-7.5%</td>
<td>-10.8%</td>
<td>112.9%</td>
</tr>
<tr>
<td>gft2,4mult</td>
<td>99</td>
<td>184.8%</td>
<td>278.8%</td>
<td>205.1%</td>
<td>93.9%</td>
<td>180.8%</td>
<td>84.8%</td>
<td>197.0%</td>
</tr>
<tr>
<td>modred,21</td>
<td>105</td>
<td>165.7%</td>
<td>204.8%</td>
<td>116.2%</td>
<td>105.7%</td>
<td>79.0%</td>
<td>58.1%</td>
<td>171.4%</td>
</tr>
<tr>
<td>hwb6</td>
<td>116</td>
<td>196.6%</td>
<td>169.0%</td>
<td>91.4%</td>
<td>64.7%</td>
<td>67.2%</td>
<td>52.6%</td>
<td>152.6%</td>
</tr>
<tr>
<td>grover,5</td>
<td>288</td>
<td>116.7%</td>
<td>210.4%</td>
<td>245.1%</td>
<td>166.3%</td>
<td>194.4%</td>
<td>91.7%</td>
<td>121.9%</td>
</tr>
<tr>
<td>hwb8</td>
<td>7120</td>
<td>224.2%</td>
<td>168.5%</td>
<td>169.7%</td>
<td>156.6%</td>
<td>134.4%</td>
<td>114.1%</td>
<td>183.6%</td>
</tr>
</tbody>
</table>

Table 3: Compilation of a collection of standard circuits for Aspen architecture.

<table>
<thead>
<tr>
<th>circuit</th>
<th>init</th>
<th>swap</th>
<th>linear</th>
<th>clifford</th>
<th>clifford†</th>
<th>clifford‡†</th>
<th>cowtan</th>
<th>staq</th>
</tr>
</thead>
<tbody>
<tr>
<td>tof,3</td>
<td>18</td>
<td>116.7%</td>
<td>161.1%</td>
<td>127.8%</td>
<td>77.8%</td>
<td>72.2%</td>
<td>72.2%</td>
<td>150.0%</td>
</tr>
<tr>
<td>barencotof,3</td>
<td>24</td>
<td>75.0%</td>
<td>66.7%</td>
<td>66.7%</td>
<td>50.0%</td>
<td>25.0%</td>
<td>-4.2%</td>
<td>137.5%</td>
</tr>
<tr>
<td>mod5,4</td>
<td>28</td>
<td>117.9%</td>
<td>60.7%</td>
<td>25.0%</td>
<td>-3.6%</td>
<td>0.0%</td>
<td>-21.4%</td>
<td>160.0%</td>
</tr>
<tr>
<td>tof,4</td>
<td>30</td>
<td>110.0%</td>
<td>150.0%</td>
<td>120.0%</td>
<td>103.3%</td>
<td>116.7%</td>
<td>83.3%</td>
<td>160.0%</td>
</tr>
<tr>
<td>tof,5</td>
<td>42</td>
<td>135.7%</td>
<td>276.2%</td>
<td>226.2%</td>
<td>214.3%</td>
<td>157.1%</td>
<td>109.5%</td>
<td>150.0%</td>
</tr>
<tr>
<td>qft,4</td>
<td>46</td>
<td>176.1%</td>
<td>60.9%</td>
<td>28.3%</td>
<td>19.6%</td>
<td>-23.9%</td>
<td>-19.6%</td>
<td>117.4%</td>
</tr>
<tr>
<td>barencotof,4</td>
<td>48</td>
<td>112.5%</td>
<td>170.8%</td>
<td>87.5%</td>
<td>87.5%</td>
<td>12.5%</td>
<td>0.0%</td>
<td>150.0%</td>
</tr>
<tr>
<td>modmult,55</td>
<td>48</td>
<td>337.5%</td>
<td>345.8%</td>
<td>220.8%</td>
<td>181.2%</td>
<td>172.9%</td>
<td>168.8%</td>
<td>193.8%</td>
</tr>
<tr>
<td>vbeadder,3</td>
<td>70</td>
<td>107.1%</td>
<td>60.0%</td>
<td>38.6%</td>
<td>11.4%</td>
<td>-32.9%</td>
<td>-17.1%</td>
<td>120.0%</td>
</tr>
<tr>
<td>barencotof,5</td>
<td>72</td>
<td>112.5%</td>
<td>245.8%</td>
<td>119.4%</td>
<td>127.8%</td>
<td>41.7%</td>
<td>20.8%</td>
<td>137.5%</td>
</tr>
<tr>
<td>readder,6</td>
<td>93</td>
<td>180.6%</td>
<td>76.3%</td>
<td>31.2%</td>
<td>31.2%</td>
<td>-7.5%</td>
<td>-10.8%</td>
<td>112.9%</td>
</tr>
<tr>
<td>gft2,4mult</td>
<td>99</td>
<td>184.8%</td>
<td>278.8%</td>
<td>205.1%</td>
<td>93.9%</td>
<td>180.8%</td>
<td>84.8%</td>
<td>197.0%</td>
</tr>
<tr>
<td>modred,21</td>
<td>105</td>
<td>165.7%</td>
<td>204.8%</td>
<td>116.2%</td>
<td>105.7%</td>
<td>79.0%</td>
<td>58.1%</td>
<td>171.4%</td>
</tr>
<tr>
<td>hwb6</td>
<td>116</td>
<td>196.6%</td>
<td>169.0%</td>
<td>91.4%</td>
<td>64.7%</td>
<td>67.2%</td>
<td>52.6%</td>
<td>152.6%</td>
</tr>
<tr>
<td>grover,5</td>
<td>288</td>
<td>116.7%</td>
<td>210.4%</td>
<td>245.1%</td>
<td>166.3%</td>
<td>194.4%</td>
<td>91.7%</td>
<td>121.9%</td>
</tr>
<tr>
<td>hwb8</td>
<td>7120</td>
<td>224.2%</td>
<td>168.5%</td>
<td>169.7%</td>
<td>156.6%</td>
<td>134.4%</td>
<td>114.1%</td>
<td>183.6%</td>
</tr>
</tbody>
</table>

6.2 Discussion

Standard circuits. The Clifford based approach outperforms almost systematically the other approaches in the case of limited connectivity. Interestingly, our swap algorithm outperforms the state-of-the-art cowtan method of [CDD+19] 24 out of 32 times. The staq method can sometimes outperform our methods by a decent margin. Notice also that the most optimized version of the clifford method is not necessarily the best method for some circuits.

MAX-k-LIN-2 and random Pauli sequences. For both of these benchmarks the input circuits have a quite high Clifford density, since they are based on an initial naive implementation of a sequence of Pauli rotations. It is interesting to notice that since the MAX-k-LIN-2 circuits roughly correspond to phase polynomials, the linear and clifford† approaches have very comparable behaviors. The clifford‡† approach, however, can benefit from the rotation reordering optimization. With this optimization, it becomes overwhelmingly better than the swap or linear approach. Notice that the first point(s) of the graph (Hamming weight of 2) corresponds exactly to MAX-CUT QAOA circuits which are often taken as standard circuits for NISQ era applications. On these circuits, the clifford‡† presents a two fold improvement compared to the SWAP insertion approaches. Notice that, even though the linear approach behaves better than the Staq
Table 4: Compilation of a collection of standard circuits for all-to-all architecture.

<table>
<thead>
<tr>
<th>circuit</th>
<th>init</th>
<th>linear</th>
<th>clifford</th>
<th>clifford+</th>
<th>clifford†</th>
<th>staq</th>
</tr>
</thead>
<tbody>
<tr>
<td>tof_3</td>
<td>18</td>
<td>0.0%</td>
<td>-5.6%</td>
<td>-27.8%</td>
<td>-22.2%</td>
<td>-38.9%</td>
</tr>
<tr>
<td>bareco_tof_3</td>
<td>24</td>
<td>0.0%</td>
<td>0.0%</td>
<td>-29.2%</td>
<td>-33.3%</td>
<td>-50.0%</td>
</tr>
<tr>
<td>mod5_4</td>
<td>28</td>
<td>10.7%</td>
<td>-17.9%</td>
<td>-42.9%</td>
<td>-39.3%</td>
<td>-50.0%</td>
</tr>
<tr>
<td>tof_4</td>
<td>30</td>
<td>0.0%</td>
<td>0.0%</td>
<td>-16.7%</td>
<td>-13.3%</td>
<td>-30.0%</td>
</tr>
<tr>
<td>tof_5</td>
<td>42</td>
<td>4.8%</td>
<td>0.0%</td>
<td>-16.7%</td>
<td>-11.9%</td>
<td>-28.0%</td>
</tr>
<tr>
<td>qft_4</td>
<td>46</td>
<td>-17.4%</td>
<td>-37.0%</td>
<td>-47.8%</td>
<td>-54.3%</td>
<td>-60.0%</td>
</tr>
<tr>
<td>bareco_tof_4</td>
<td>48</td>
<td>0.0%</td>
<td>4.2%</td>
<td>-18.8%</td>
<td>-31.2%</td>
<td>-31.2%</td>
</tr>
<tr>
<td>mod_mult_55</td>
<td>48</td>
<td>4.2%</td>
<td>-2.1%</td>
<td>-14.6%</td>
<td>-18.8%</td>
<td>-22.0%</td>
</tr>
<tr>
<td>vbe_adder_3</td>
<td>70</td>
<td>-4.3%</td>
<td>-12.9%</td>
<td>-40.0%</td>
<td>-48.6%</td>
<td>-61.4%</td>
</tr>
<tr>
<td>bareco_tof_5</td>
<td>72</td>
<td>2.8%</td>
<td>12.5%</td>
<td>-6.9%</td>
<td>-25.0%</td>
<td>-37.5%</td>
</tr>
<tr>
<td>re_adder_6</td>
<td>93</td>
<td>2.2%</td>
<td>10.8%</td>
<td>10.8%</td>
<td>-1.1%</td>
<td>-12.0%</td>
</tr>
<tr>
<td>gf2_4_mult</td>
<td>99</td>
<td>43.4%</td>
<td>56.6%</td>
<td>-9.1%</td>
<td>27.3%</td>
<td>1.0%</td>
</tr>
<tr>
<td>mod_red_21</td>
<td>105</td>
<td>8.6%</td>
<td>53.3%</td>
<td>24.8%</td>
<td>26.7%</td>
<td>4.8%</td>
</tr>
<tr>
<td>hwb6</td>
<td>116</td>
<td>4.3%</td>
<td>13.8%</td>
<td>-7.8%</td>
<td>-5.2%</td>
<td>-18.1%</td>
</tr>
<tr>
<td>grover_5</td>
<td>288</td>
<td>0.0%</td>
<td>24.7%</td>
<td>39.6%</td>
<td>5.6%</td>
<td>26.4%</td>
</tr>
<tr>
<td>hwb8</td>
<td>7129</td>
<td>0.9%</td>
<td>69.3%</td>
<td>45.3%</td>
<td>36.1%</td>
<td>21.6%</td>
</tr>
</tbody>
</table>

compiler for limited connectivity, it falls behind for all-to-all connectivity. In the random Pauli setting, the clifford approach, by itself, systematically beats the other algorithms. The rotation reordering optimization does not bring significant improvements compared to the standard clifford approach. For this class of circuits, the state-of-the-art methods lags behind both the linear and clifford approaches when considering limited connectivity.

6.3 Scalable benchmarks

In order to have a better idea of the behavior of the clifford method when used with low recursive depth, we ran the QAOA and random Pauli rotations benchmarks for the clifford method with depths 0 and 1. These depth values correspond to worst case complexities of $O(n^3m^2)$ and $O(n^4m^2)$ (including all the preprocessings). Figures 8 and 9 present the benchmarks results.

The results are pretty self explanatory: the clifford method remains more than competitive compared to the SWAP insertion techniques or the Staq framework. Notice that the depth 0 method is nothing more than a greedy method that iteratively synthesizes the non-Clifford Pauli rotations in the input circuit. Notice also that going from the greedy version (i.e. depth 0) to the depth 1 version only marginally improves the (CNOT count) performances of the algorithm.

7 Future work and possible extensions

7.1 Extension to other subgroups

**Beyond Clifford.** It is not clear how to extend this approach to groups larger than the Clifford group. It might be worth to investigate the higher level of the Clifford hierarchy and devise extraction routines for these of operators, even though they do not exhibit the same properties as the Clifford group.

**Gaussian operators.** A potential candidate is the group of Gaussian operators. This group corresponds to operators that can be implemented via circuits of matchgates. It has the nice feature of stabilizing the hierarchy of Hamiltonians that are bounded degree polynomials over a Clifford algebra [JM08]. It happens that these types of operators are the main ingredient used to construct UCCSD Ansätze for Fermionic dynamics (including VQE circuits for quantum chemistry or material science). For instance, in the quantum chemistry setting, this result entails that one can pull all single excitation terms of an Ansatz to the end of the Ansatz, and conjugate the final Hamiltonian with these terms. The resulting circuit will have a reduced number of terms to implement, but these terms might be harder to implement. Hence it is not obvious that one can gain anything by synthesizing these via a naive approach.
Figure 6: QAOA circuits for MAX-K-LIN-2. Each circuit is generated by picking $n^2$ random parities, without repetitions, of fixed hamming weight (between 2 and $n/2$). Each point is generated using 30 random instances.

7.2 Changing the metric

In this present work, we only developed algorithms that try to reduce the overall CNOT count of the output circuit. It is of course possible to change the metric to take into account more aspects of the final circuit. A good start would be to use finer hardware models and (roughly) compute the fidelity of each produced sub-circuit, picking the most faithful one. This simple approach has been proven to improve the overall circuit fidelity compared to straightforward gate count minimization in the SWAP insertion setting. Similarly one can also aim at reducing entangling depth instead of entangling gate count.

7.3 Global approach for synthesis of Pauli rotation sequences

In this work, we take a local (with finite depth search) approach to tackle the problem of re-synthesis of a sequence of Pauli rotations. It could be interesting to apply global techniques for the synthesis of groups of commuting rotations to solve this problem. This would probably lead to better results for standard Clifford + T circuits. It remains unclear if these approaches can behave well for NISQ era circuits. A recent work by Gheorghiu et al. [GLMM20] tackles the problem by extracting and re-synthesizing phase polynomials out of the input circuit. This approach seems to perform quite well on some circuits and far worse than our method on others. For instance, Table 5 sums up the performances of their two splitting heuristics and our SWAP and Clifford based compilers on a $3 \times 3$ grid architecture. Notice that the SWAP based compiler already outperforms their splitting techniques on such simple circuits. This difference in performances tends to shrink when compiling larger circuits which hints that their method has a far better scaling than ours.
8 Conclusion and discussion

We presented a meta-heuristic called lazy synthesis that exploits efficient representations of elements in a subgroup of the unitary group in order to compile an input quantum circuit into an architecture compliant circuit. We showed how this meta-heuristic can be used to reformulate a standard SWAP insertion algorithm from the literature and produced two new compilation algorithms based on the partial synthesis of linear Boolean operators and Clifford operators. Finally, we ran benchmarks on various classes of circuits, providing evidence that these algorithms are competitive in a NISQ setting.

While our algorithms seems to be well behaved on NISQ oriented quantum circuits, it remains unclear of their scalability to tackle very large Clifford + T quantum circuits. It is very likely that their inherently local structure will hinder performances on large circuits.

Acknowledgments

This work was supported in part by the French National Research Agency (ANR) under the research project SoftQPRO ANR-17-CE25-0009-02, and by the DGE of the French Ministry of Industry under the research project PIAGDN/QuantEx P163746-484124.
Figure 8: QAOA circuits for MAX-K-LIN-2. Each circuit is generated by picking \( n^2 \) random parities, without repetitions, of fixed hamming weight (between 2 and \( n/2 \)). Each point is generated using 30 random instances.

References


Figure 9: Random Pauli rotation sequence for low search depth.
Table 5: Compilation overhead (in CNOT gates) for some standard circuit on a $3 \times 3$ grid architecture. The two right-most columns are taken from [GLMM20].

<table>
<thead>
<tr>
<th>circuit</th>
<th>init</th>
<th>swap</th>
<th>clifford(\dagger)</th>
<th>CNOT-OPT-A</th>
<th>CNOT-OPT-B</th>
</tr>
</thead>
<tbody>
<tr>
<td>tof_5</td>
<td>42</td>
<td>92.8%</td>
<td>23.8%</td>
<td>140.82%</td>
<td>138.78%</td>
</tr>
<tr>
<td>mod_mult_55</td>
<td>48</td>
<td>162.5%</td>
<td>29.1%</td>
<td>321.82%</td>
<td>203.64%</td>
</tr>
<tr>
<td>barenco_tof_5</td>
<td>72</td>
<td>116.7%</td>
<td>-16.7%</td>
<td>245.24%</td>
<td>140.48%</td>
</tr>
<tr>
<td>grover_5</td>
<td>288</td>
<td>89.6%</td>
<td>42.4%</td>
<td>116.67%</td>
<td>105.36%</td>
</tr>
</tbody>
</table>


A Dealing with the final operator

In this section we detail how to classically emulate any final non-trivial Clifford operator. This encompasses the case of a final permutation or linear operator, even though the case of a final permutation can be trivially dealt with.

A.1 Expected value of some observable

In this setting, we assume that we are given as input, both the circuit $C_{in}$ to compile and some final observable $H$ to evaluate and the end of the circuit execution. In short, we need to compute:

$$\langle 0 | C_{in}^\dagger H C_{in} | 0 \rangle$$

Using either the linear operator synthesis approach of the Clifford approach, we end up producing a circuit $C_{out}$ and a final linear/Clifford operator $A$ such that:

$$\langle 0 | C_{in}^\dagger H C_{in} | 0 \rangle = \langle 0 | C_{out}^\dagger H A C_{out} | 0 \rangle$$
Sampling of AC

If we are required to provide some samples taken according to the final distribution induced by

$$A \alpha \in \mathbb{P}_n$$

some Pauli operators. Then, sampling the new observable $A^1 A = \sum_i \alpha_i P_i^1 A = \sum_i \alpha_i P_i^0$ on the output circuit is equivalent to sampling the input observable on the input circuit.

Sampling this observable using the standard techniques of co-diagonalization of its terms is no more costly (in terms of shots) than sampling the original $A$.

### A.2 Sampling bit-strings

If we are required to provide some samples taken according to the final distribution induced by $C_{in} |0\rangle$, things are bit trickier.

Our algorithms output a pair $C_{out}, A$ such that $AC_{out} = C_{in}$ and we would like to emulate sampling of $AC_{out} |0\rangle = C_{in} |0\rangle$. To do so we proceed as follows.

Defining $Z = \{Z_i, i \in [n]\}$ the set of local $Z$ operators on each qubit. Sampling bit-strings out of some quantum state over $n$ qubits boils down to iteratively evaluating the value of these operators in any order (since they commute). We would like to evaluate this collection of operators on state $AC_{out} |0\rangle$. This is equivalent to evaluating the collection of Pauli operators $A^1 Z A = \{P_i = A^1 Z_i, i \in [n]\}$ on state $C_{out} |0\rangle$. These operators, however, might not be diagonal operators, and thus cannot be directly evaluated using standard computational basis measurements. Nevertheless, these operators commute with one another since the $Z_i$ commute. Hence, one can co-diagonalize them using a Clifford circuit $C_{diag}$. By construction, the new collection of Pauli operators $\{s_i Q_i = C_{diag} P_i C_{diag}^\dagger, i \in [n]\}$ are diagonal operators (hence products of $Z_i$ and $I_i$) times some phase $s_i = \pm 1$. Sampling these operators on state $C_{diag} C_{out} |0\rangle$ is, by construction, equivalent to evaluating operators in $Z$ over state $AC_{out} |0\rangle$. Figure 10 depicts this sequence of conjugations.

Since the $Q_i$ are products of $Z_j$ and $I_j$ operators, they can be seen as computing parities over a subset of qubits. This gives us a simple algorithm to fix measurement results. We can sample some bit-string $w$ out of the quantum state $C_{diag} C_{out} |0\rangle$ and output a new bit-string $w'$ with $w'_i = \delta s_i^{-1} \oplus \sum_{j \in Q_i} w_j$ where the sum is modulo 2. This operation boils down to applying an affine system over $\mathbb{F}_2^2$ described by the $(s_i, Q_i)$ operators.

For example, let’s assume that we need to sample bit-strings over 2 qubits. Let’s assume that after conjugation through $A$ and co-diagonalization, we get operators $Q_1 = Z \otimes Z$, $s_1 = -1$ and $Q_2 = Z \otimes I$, $s_2 = 1$. These operators can be summed up via the following affine system over $\mathbb{F}_2^2$:

$$x \mapsto L x + b$$

with $L = \begin{pmatrix} 1 & 1 \\ 1 & 0 \end{pmatrix}$ and $b = (1, 0)^T$. Any bit-string sampled from state $C_{diag} C_{out} |0\rangle$ can be fixed by applying $L$ and adding $b$:

- $00 \mapsto 10$
- $01 \mapsto 00$
- $10 \mapsto 01$
- $11 \mapsto 11$

**Remark on co-diagonalization.** To the best of our knowledge, [vdBT20] provides the best approach to produce a co-diagonalization circuit. They show that this task can be reduced to the synthesis of a linear Boolean operator which has a worst case complexity of $O(n^2 / \log n)$ in the case of non constrained architecture. A simple application of any architecture-aware CNOT synthesis heuristics, like [dBBV+20], gives an architecture-aware algorithm to produce $C_{diag}$. This argument is essential to claim that, in most of the cases, it is more efficient to synthesize $C_{diag}$ rather than directly synthesizing $A$. Indeed, the synthesis of an arbitrary Clifford operator is usually done by the synthesis of successive layers of Hadamard gates, Phase gates, CNOT gates or CZ gates. Most recent results show that three layers of two-qubit gates are necessary [BM20], making it more affordable to use the co-diagonalization process.
Figure 10: The sampling fixing procedure. (a) we need to emulate sampling of the quantum state \( AC_{\text{out}}|0\rangle = C_{\text{in}}|0\rangle \). This sampling procedure relies on the joint measurements of operators \( Z_i \) for each qubit \( i \). (b) Since \( A \) is Clifford, we can commute the \( Z_i \) with \( A \), yielding a collection of commuting operators \( P_i \) (non necessarily diagonal). (c) These operators can be jointly measured by co-diagonalizing them via a Clifford circuit \( C_{\text{diag}} \), yielding a collection of diagonal operators \( s_i Q_i \) where \( Q_i \) are products of \( Z \) operators and \( s_i = \pm 1 \) are phases. Once the \( s_i Q_i \) are measured a simple linear system inversion allows us to emulate the sampling of the initial \( Z_i \) operators. Hence, in practice, only \( C_{\text{out}} \) and \( C_{\text{diag}} \) are effectively performed on the quantum processor.

B Recursive search of finite depth

In the three algorithms described in this paper, the extraction functions perform a recursive search over the next \( w \) calls to the extraction in order to locally pick the subcircuit that will generate the least extraction overhead. This recursive search is introduced in [HNYN11] for SWAP insertion and can be easily transposed to the linear Boolean operator and Clifford setting.

In practice, this is done by computing a tree of depth \( w \) containing all the possible choices and associating to each leaf of this tree the sum of all sub-circuits scores on the path from the root to the leaf. In the algorithms presented in this paper, we simply used the CNOT count as a metric, but any other metric, such as overall fidelity, or depth can be used in this search. Figure 11 depicts two search trees of depth 0 and 1.

Figure 11: Search trees of depth 0 and 1. In the first tree, we stop the recursive search at depth 0. In this situation all possible choices (b), (c), and (d) are equivalent since they produce sub-circuits of score 6. Hence, we greedily pick the first choice (b). After exploring at depth 1, we notice that choosing option (d) (in blue) is the best local choice since it lead to a sub-tree with the least costly leaf (the middle leaf with cost 9).
C Detailed examples

This Appendix regroups detailed step-by-step runs of the three algorithms presented in this paper.

The circuit we will compile is the following:

In all examples, we will compile for a linear-nearest-neighbor architecture with 6 qubits.

For circuits displayed below, gates are red if they do not belong to the target subgroup $S$ and blue if they are in $S$. The gate that is currently being treated by the algorithm and the corresponding extracted subcircuit are displayed in green.

C.1 Permutation based lazy synthesis

The execution of the algorithm is depicted as follows. Each row contains: the current output circuit, what is left of the input circuit (including the last treated gate, in green), the current permutation $\sigma$, the target qubits of the gate being extracted (if it is an extraction step) denoted $g$, and its mapping through $\sigma^{-1}$. When the gate is not compatible with the architecture, this mapping is displayed in red, and the extracted permutation $\pi$ and the new updated permutation $\sigma'$ are displayed.
Extraction step
\[ \sigma = (012345) \]
\[ g = (0) \quad \sigma^{-1}(g) = (0) \]

Extraction step
\[ \sigma = (012345) \]
\[ g = (4) \quad \sigma^{-1}(g) = (4) \]

Extraction step
\[ \sigma = (012345) \]
\[ g = (4, 2) \quad \sigma^{-1}(g) = (2, 3) \]

Extraction step
\[ \sigma = (012345) \]
\[ g = (2) \quad \sigma^{-1}(g) = (3) \]
C.2 Linear reversible based lazy synthesis

Each row contains: the current output circuit, what is left of the input circuit (including the last treated gate, in green), the inverse of the current table $A^{-1}$. If this is an update step, two columns of the table will be highlighted, corresponding to the two columns that were summed. The green column is summed into the cyan one. If this is an extraction step, a row is highlighted corresponding to the row that was synthesized by the fan-in step. If the gate is non diagonal, a column is also highlighted corresponding to the column synthesized by the fan-out step. Notice that the highlighted row corresponds to the index of the receiving qubits in the output circuit.
$A^{-1} = \begin{pmatrix}
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 
\end{pmatrix}$

$A^{-1} = \begin{pmatrix}
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 
\end{pmatrix}$

$A^{-1} = \begin{pmatrix}
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 
\end{pmatrix}$

$A^{-1} = \begin{pmatrix}
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
1 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 
\end{pmatrix}$

$A^{-1} = \begin{pmatrix}
0 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 
\end{pmatrix}$
### C.3 Clifford based lazy synthesis

Each row contains: the current output circuit, what is left of the input circuit (including the last treated gate, in green), the current Tableau data structure (or its inverse for extraction steps). The Tableau is represented as a $2n \times n$ array, even columns $2i$ represent the pauli operator $CX_i C_i^\dagger$, while

\[
A^{-1} = \begin{pmatrix}
0 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1
\end{pmatrix}
\]

\[
A^{-1} = \begin{pmatrix}
0 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1
\end{pmatrix}
\]

\[
A^{-1} = \begin{pmatrix}
0 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 1
\end{pmatrix}
\]

\[
A^{-1} = \begin{pmatrix}
0 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 1
\end{pmatrix}
\]

\[
A^{-1} = \begin{pmatrix}
0 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 1 & 1 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 1
\end{pmatrix}
\]

\[
A^{-1} = \begin{pmatrix}
0 & 0 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 1 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 1
\end{pmatrix}
\]
odd columns $2i + 1$ represent pauli operator $CZ_i C_i^\dagger$. For extraction step, the inverse Tableau is represented. This entails that, upon meeting a $T$ gate (the only non Clifford gates in this example) on qubit $q$, one just need to read column $2q + 1$ in order to know which half rotation needs to be implemented.
\[ T = \begin{pmatrix} z & x & z & x & z & x \\ x & x & z & x & z & x \\ z & x & x & z & x & x \\ x & x & z & x & x & x \\ z & x & x & z & x & x \\ x & x & z & x & x & x \end{pmatrix} \]

**Extraction step**

\[ T^{-1} = \begin{pmatrix} x & x & z & z & x & x \\ x & x & z & z & x & x \\ z & x & x & x & x & x \\ x & x & z & x & x & x \\ z & x & x & z & x & x \\ x & x & z & x & x & x \end{pmatrix} \]